Regviz

Alif Semiconductor /AE722F80F55D5LS_CM55_HE_View /DSI /DSI_DPI_CFG_POL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_DPI_CFG_POL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5LS_CM55_HE_View/DSI/DSI_DPI_CFG_POL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DATAEN_ACTIVE_LOW)DATAEN_ACTIVE_LOW 0 (VSYNC_ACTIVE_LOW)VSYNC_ACTIVE_LOW 0 (HSYNC_ACTIVE_LOW)HSYNC_ACTIVE_LOW 0 (SHUTD_ACTIVE_LOW)SHUTD_ACTIVE_LOW 0 (COLORM_ACTIVE_LOW)COLORM_ACTIVE_LOW

Description

DPI Polarity Configuration Register

Fields

DATAEN_ACTIVE_LOW

When set to 1, this bit configures the data enable pin (DPIDATAEN) as active-low.
VSYNC_ACTIVE_LOW

When set to 1, this bit configures the vertical synchronism pin (DPIVSYNC) as active-low.
HSYNC_ACTIVE_LOW

When set to 1, this bit configures the horizontal synchronism pin (DPIHSYNC) as active-low.
SHUTD_ACTIVE_LOW

When set to 1, this bit configures the shutdown pin (DPISHUTDN) as active-low.
COLORM_ACTIVE_LOW

When set to 1, this bit configures the color mode pin (DPICOLORM) as active-low.

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data